SOI radio frequency switch with enhanced electrical isolation

ABSTRACT

At least one conductive via structure is formed from an interconnect-level metal line through a middle-of-line (MOL) dielectric layer, a shallow trench isolation structure in a top semiconductor layer, and a buried insulator layer to a bottom semiconductor layer. The shallow trench isolation structure laterally abuts at least two field effect transistors that function as a radio frequency (RF) switch. The at least one conductive via structure and the at interconnect-level metal line may provide a low resistance electrical path from the induced charge layer in a bottom semiconductor layer to electrical ground, discharging the electrical charge in the induced charge layer. The discharge of the charge in the induced charge layer thus reduces capacitive coupling between the semiconductor devices and the bottom semiconductor layer, and thus secondary coupling between components electrically disconnected by the RF switch is reduced.

CROSS REFERENCE TO RELATED APPLICATION

This application is a divisional of U.S. patent application Ser. No.12/411,494, filed Mar. 26, 2009 the entire content and disclosure ofwhich is incorporated herein by reference.

BACKGROUND

The present invention relates to semiconductor structures, andparticularly to a semiconductor structure including a radio frequencyswitch on a semiconductor-on-insulator (SOI) substrate, and designstructure and methods of manufacturing the same.

Semiconductor devices such as field effect transistors are employed as aswitching device for radio frequency (RF) signals in analog and RFapplications. Semiconductor-on-insulator (SOI) substrates are typicallyemployed for such applications since parasitic coupling between devicesthrough the substrate is reduced due to the low dielectric constant of aburied insulator layer. For example, the dielectric constant of silicon,which comprises the entirety of the substrate of a bulk siliconsubstrate, is about 11.9 in gigahertz ranges. In contrast, thedielectric constant of silicon oxide, which isolates a top semiconductorlayer containing devices from a handle substrate, is about 3.9. Byproviding the buried insulator layer, which has a dielectric constantless than the dielectric constant of a semiconductor material in a bulksubstrate, the SOI substrate reduces capacitive coupling between anindividual semiconductor device and the substrate, and consequently,reduces secondary capacitive coupling between semiconductor devicesthrough the substrate.

However, even with the use of an SOI substrate, the secondary capacitivecoupling of electrical signals between semiconductor devices issignificant due to the high frequency range employed in the radiofrequency applications, which may be, for example, from about 900 MHz toabout 1.8 GHz, and may include even higher frequency ranges. This isbecause the capacitive coupling between electrical components increaseslinearly with frequency.

For a radio frequency (RF) switch formed on an SOI substrate, thesemiconductor devices comprising the RF switch and the signal processingunits in a top semiconductor layer are capacitively coupled through aburied insulator layer to a bottom semiconductor layer. Even if thesemiconductor devices in the top semiconductor layer employ a powersupply voltage from about 3 V to about 9V, the transient signals andsignal reflections in an antenna circuitry may increase the actualvoltage in the top semiconductor layer up to about 30V. Such voltageconditions induce a significant capacitive coupling between thesemiconductor devices subjected to such high voltage signals and aninduced charge layer within an upper portion of the bottom semiconductorlayer, which changes in thickness and charge polarity at the frequencyof the RF signal in the semiconductor devices in the top semiconductorlayer. The induced charge layer capacitively couples with othersemiconductor devices in the top semiconductor layer including thesemiconductor devices that an RF switch is supposed to isolateelectrically. The spurious capacitive coupling between the inducedcharge layer in the bottom semiconductor layer and the othersemiconductor devices provides a secondary capacitive coupling, which isa parasitic coupling that reduces the effectiveness of the RF switch. Inthis case, the RF signal is applied to the other semiconductor devicesthrough the secondary capacitive coupling although the RF switch isturned off.

Referring to FIG. 1, a prior art radio frequency switch comprises a setof serially connected field effect transistors formed on asemiconductor-on-insulator (SOI) substrate 8. The SOI substrate 8comprises a bottom semiconductor layer 10, a buried insulator layer 20,and a top semiconductor layer 30. The top semiconductor layer 30includes top semiconductor portions 32 and shallow trench isolationstructures 33 which provide electrical isolation between adjacent topsemiconductor portions 32. Each field effect transistor comprises a gateelectrode 42, a gate dielectric 40, a gate spacer 44, and source anddrain regions (not shown) formed in a top semiconductor portion 32. Thefield effect transistors are serially connected via a set of contactvias 88 and interconnect-level metal lines 98. The contact vias 88 areembedded in a middle-of-line (MOL) dielectric layer 80, and theinterconnect-level metal lines 98 are formed in an interconnect-leveldielectric layer 90.

A high voltage signal, which may have a voltage swing up to about +/−30Vinduces an induced charge layer 11 in an upper portion of the bottomsemiconductor layer 10 through a capacitive coupling, which isschematically indicated by a set of capacitors 22 between thesemiconductor devices and the bottom semiconductor layer 10. The inducedcharge layer 11 contains positive charges while the voltage in thesemiconductor devices in the top semiconductor layer 30 have a negativevoltage, and negative charges while the voltage in the semiconductordevices in the top semiconductor layer 30 have a positive voltage. Thehigh frequency of the RF signal in the semiconductor devices induceschanges in the thickness of the induced charge layer 11 and the polarityof the charges in the induced charge layer at the same frequency as thefrequency of the RF signal.

The time required to dissipate the charges in the induced charge layer11 is characterized by an RC time constant, which is determined by thecapacitance of the set of capacitors 22 and a substrate resistance. Thesubstrate resistance is the resistance between the induced charge layer11 and electrical ground, which is typically provided by an edge seal atthe boundary of a semiconductor chip. The substrate resistance issymbolically represented by a resistor 12 between the induced chargelayer 11 and electrical ground. Such substrate resistance may beextremely high because the bottom semiconductor layer 10 typicallyemploys a high resistivity semiconductor material having a resistivityof about 5 Ohms-cm to minimize eddy current. Further, the lateraldistance to an edge seam may be up to about half the lateral dimensionof the semiconductor chip, e.g., on the order of about 1 cm.

Such large substrate resistance 12 increases the RC time constant forthe dissipation of the charge in the induced charge layer 11 beyond thetime scale of the period of the RF signal. Since dissipation of thecharge in the induced charge layer 11 is effectively barred due to along RC time constant, the capacitive coupling between the semiconductordevices in the top semiconductor layer 30 and the bottom semiconductorlayer 10 results in loss of signal even during the off-state of the RFswitch. Further, spurious RF signal is introduced into semiconductordevices that are disconnected by the RF switch from the RF signalthrough the secondary capacitive coupling of the semiconductor devicesthrough the induced charge layer 11.

SUMMARY

The present invention provides a semiconductor structure including atleast one contact via structure providing electrical contact to a bottomsemiconductor layer through a buried insulator layer and a topsemiconductor layer, and methods of manufacturing the same.

In the present invention, at least one conductive via structure isformed from an interconnect-level metal line through a middle-of-line(MOL) dielectric layer, a shallow trench isolation structure in a topsemiconductor layer, and a buried insulator layer to a bottomsemiconductor layer, which includes an induced charge layer at aninterface with the buried insulator layer. The shallow trench isolationstructure laterally abuts at least two field effect transistors thatfunction as a radio frequency (RF) switch. The at least one conductivevia structure and the at interconnect-level metal line may provide a lowresistance electrical path from the induced charge layer to a constantvoltage source or electrical ground, thereby rapidly discharging theelectrical charge in the induced charge layer within the time scale ofthe period of the RF frequency. The discharge of the charge in theinduced charge layer thus reduces capacitive coupling between thesemiconductor devices and the bottom semiconductor layer, and thussecondary coupling between components electrically disconnected by theRF switch is reduced.

According to an aspect of the present invention, a semiconductorstructure is provided, which comprises:

at least two field effect transistors located on a top semiconductorlayer of a semiconductor-on-insulator (SOI) substrate;

a shallow trench isolation structure laterally abutting the at least twofield effect transistors; and

at least one conductive via extending from a top surface of amiddle-of-line (MOL) dielectric layer through the MOL dielectric layer,the shallow trench isolation structure, a buried insulator layer, and toa top surface of a bottom semiconductor layer of the SOI substrate,wherein the at least one conductive via is interposed between the atleast two field effect transistors and separates the at least two fieldeffect transistors.

In one embodiment, each of the at least one conductive via is of unitaryconstruction and extends from the top surface of the MOL dielectriclayer to the top surface of the bottom semiconductor layer.

In another embodiment, each of the at least one conductive via comprisesa vertically abutting stack of a lower contact via and an upper contactvia, wherein a top surface of the upper conductive via extends to thetop surface of the MOL dielectric layer, and a bottom surface of thelower conductive via extends to the top surface of the bottomsemiconductor layer.

In even another embodiment, the at least one conductive via comprises anarray of conductive vias that do not abut one another.

In yet another embodiment, the semiconductor structure further comprisesan induced charge layer located in an upper portion of the bottomsemiconductor layer and including positive charges or negative charges.

In still another embodiment, the at least one of the at least two fieldeffect transistors constitutes a radio frequency switch for a signalhaving a frequency from about 3 Hz to about 300 GHz.

In a further embodiment, the at least one conductive via comprises acontact via of unitary construction and laterally surrounding anentirety of the at least two field effect transistors.

In a yet further embodiment, the semiconductor structure furthercomprises an array of conductive vias vertically abutting the contactvia of unitary construction, wherein the array of conductive vias isembedded in the MOL dielectric layer, and the contact via verticallyextends from a top surface of the top semiconductor layer to the topsurface of the bottom semiconductor layer.

In a still further embodiment, the semiconductor structure furthercomprises an array of conductive vias vertically abutting the contactvia of unitary construction, wherein the conductive via of unitaryconstruction is embedded in the MOL dielectric layer, and eachconductive via in the array of contact vias vertically extends from atop surface of the top semiconductor layer to the top surface of thebottom semiconductor layer.

According to another aspect of the present invention, a design structureembodied in a machine readable medium for designing, manufacturing, ortesting a design for a semiconductor structure is provided. The designstructure comprises:

a first data representing at least two field effect transistors locatedon a top semiconductor layer of a semiconductor-on-insulator (SOI)substrate;

a second data representing a shallow trench isolation structurelaterally abutting the at least two field effect transistors; and

a third data representing at least one conductive via extending from atop surface of a middle-of-line (MOL) dielectric layer through the MOLdielectric layer, the shallow trench isolation structure, a buriedinsulator layer, and to a top surface of a bottom semiconductor layer ofthe SOI substrate, wherein the at least one conductive via is interposedbetween the at least two field effect transistors and separates the atleast two field effect transistors.

In one embodiment, the third data represents at least one conductive viaof unitary construction extending from the top surface of the MOLdielectric layer to the top surface of the bottom semiconductor layer.

In another embodiment, the third data represents at least one conductivevia, each of which comprises a vertically abutting stack of a lowercontact via and an upper contact via, wherein a top surface of the upperconductive via extends to the top surface of the MOL dielectric layer,and a bottom surface of the lower conductive via extends to the topsurface of the bottom semiconductor layer.

In even another embodiment, the third data represents an array ofconductive vias that do not abut one another.

In yet another embodiment, the third data represents a contact via ofunitary construction and laterally surrounding an entirety of the atleast two field effect transistors.

In still another embodiment, the first data represents a radio frequencyswitch for a signal having a frequency from about 3 Hz to about 300 GHz.

According to another an aspect of the present invention, a method offorming a semiconductor structure is provided, which comprises:

forming at least two field effect transistors on a top semiconductorlayer of a semiconductor-on-insulator (SOI) substrate;

forming a shallow trench isolation structure in the top semiconductorlayer, wherein the shallow trench isolation structure laterally abutsand surrounds the at least two field effect transistors;

forming a middle-of-line (MOL) dielectric layer over the at least twofield effect transistors and the shallow trench isolation structure; and

forming at least one conductive via extending from a top surface of theMOL dielectric layer through the MOL dielectric layer, the shallowtrench isolation structure, a buried insulator layer, and to a topsurface of a bottom semiconductor layer of the SOI substrate, whereinthe at least one conductive via is interposed between the at least twofield effect transistors and separates the at least two field effecttransistors.

In one embodiment, the method further comprises:

forming at least one via cavity extending from the top surface of theMOL dielectric layer to the top surface of the bottom semiconductorlayer; and

filling the at least one via cavity with a conductive material, whereinthe at least one conductive via is formed by the conductive materialthat fills the at least one via cavity.

In another embodiment, the method further comprises:

forming at least one via cavity extending from a top surface of theshallow trench isolation structure to the top surface of the bottomsemiconductor layer; and

filling the at least one via cavity with a conductive material, whereinat least one lower conductive via is formed by the conductive materialthat fills the at least one via cavity, wherein the at least oneconductive via is interposed between the at least two field effecttransistors and separates the at least two field effect transistors.

In even another embodiment, the method further comprises:

forming at least another via cavity extending from the top surface ofthe MOL dielectric layer to at least one top surface of the at least onelower conductive via; and

filling the at least another via cavity with another conductivematerial, wherein at least one upper conductive via is formed by theother conductive material that fills the at least another via cavity.

In yet another embodiment, each of the at least one conductive viacomprises a vertically abutting stack of a lower contact via and anupper contact via, wherein a top surface of the upper conductive viaextends to the top surface of the MOL dielectric layer, and a bottomsurface of the lower conductive via extends to the top surface of thebottom semiconductor layer.

In still another embodiment, the at least one conductive via comprisesan array of conductive vias that do not abut one another.

In a further embodiment, the at least one conductive via comprises acontact via of unitary construction and laterally surrounding anentirety of the at least two field effect transistors.

In a yet further embodiment, the method further comprises forming aninduced charge layer located in an upper portion of the bottomsemiconductor layer and including positive charges or negative chargesby applying a radio frequency signal having a frequency from about 3 Hzto about 300 GHz to at least one of the at least two field effecttransistors.

In a still further embodiment, at least one of the at least two fieldeffect transistors constitutes a radio frequency switch for a signalhaving a frequency from about 3 Hz to about 300 GHz.

According to another aspect of the present invention, a method ofoperating a semiconductor device is provided, which comprises:

providing a semiconductor device including:

-   -   at least two field effect transistors located on a top        semiconductor layer of a semiconductor-on-insulator (SOI)        substrate;    -   a shallow trench isolation structure laterally abutting the at        least two field effect transistors; and

at least one conductive via extending from a top surface of amiddle-of-line (MOL) dielectric layer through the MOL dielectric layer,the shallow trench isolation structure, a buried insulator layer, and toa top surface of a bottom semiconductor layer of the SOI substrate,wherein the at least one conductive via is interposed between the atleast two field effect transistors and separates the at least two fieldeffect transistors;

applying a radio frequency (RF) signal to at least one of the at leasttwo field effect transistors, wherein an induced charge layer is formeddirectly underneath the buried insulator layer; and

electrically biasing the bottom semiconductor layer of the SOI substrateand the at least one conductive via at a constant voltage.

In one embodiment, one of the at least two field effect transistors is aradio frequency switch for a signal having a frequency from about 3 Hzto about 300 GHz.

In another embodiment, the induced charge layer changes thickness intime at a signal frequency of the RF signal in at least one of the atleast two field effect transistors.

In even another embodiment, charges in the induced charge layer changespolarity in time at a signal frequency of the RF signal in at least oneof the at least two field effect transistors.

In yet another embodiment, the constant voltage is a voltage that isequal to, or less than, a first voltage at a maximum positive swing ofthe RF signal and is equal to, or greater than, a second voltage at amaximum negative swing of the RF signal.

In still another embodiment, the bottom semiconductor layer and the atleast one conductive via are electrically grounded.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a vertical cross-sectional view of a prior art radio frequencyswitch structure.

FIGS. 2-9 are various views of a first exemplary semiconductor structureaccording to a first embodiment of the present invention. FIGS. 2, 3, 4,and 7 are sequential vertical cross-sectional views. FIGS. 5 and 6 aremodified top-down views of first and second configurations of the firstexemplary semiconductor structure of FIG. 4 in which a middle-of-line(MOL) dielectric layer 80 is omitted for clarity. The plane Z-Z′ inFIGS. 5 and 6 corresponds to the plane of the vertical cross-sectionalview in FIG. 4. FIGS. 8 and 9 are top-down views of the first and secondconfigurations, respectively, of the first exemplary semiconductorstructure in FIG. 7. The plane Z-Z′ in FIGS. 8 and 9 corresponds to theplane of the vertical cross-sectional view in FIG. 7.

FIG. 2 corresponds to a step after formation of at least two fieldeffect transistors and a middle-of-line (MOL) dielectric layer 80. FIG.3 corresponds to a step after formation of at least one via cavity 59.FIGS. 4, 5, and 6 correspond to a step after formation of at least oneconductive via 89. FIGS. 7, 8, and 9 correspond to a step afterformation of an interconnect-level dielectric layer 90, firstinterconnect-level metal lines 98, and a second interconnect-level metalline 99 abutting the at least one conductive via 89.

FIGS. 10-18 are various views of a second exemplary semiconductorstructure according to a second embodiment of the present invention.FIGS. 10, 11, 14, 15, and 18 are sequential vertical cross-sectionalviews. FIGS. 12 and 13 are top-down views of first and secondconfigurations, respectively, of the second exemplary semiconductorstructure of FIG. 11. The plane Z-Z′ in FIGS. 12 and 13 corresponds tothe plane of the vertical cross-sectional view in FIG. 11. FIGS. 16 and17 are modified top-down views of third and fourth configurations,respectively, of the second exemplary semiconductor structure of FIG. 15in which a middle-of-line (MOL) dielectric layer 80 is omitted forclarity. The plane Z-Z′ in FIGS. 16 and 17 corresponds to the plane ofthe vertical cross-sectional view in FIG. 14.

FIG. 10 corresponds to a step after formation of at least one lower viacavity 27 through a shallow trench isolation structure 27 and a buriedinsulator layer 20. FIGS. 11, 12, and 13 correspond to a step afterformation of at least one lower conductive via 37. FIG. 14 correspondsto a step after formation of at least two field effect transistors, amiddle-of-line (MOL) dielectric layer 80, and at least one upper viacavity 57. FIGS. 15, 16, and 17 correspond to a step after formation ofat least one upper conductive via 87. FIG. 18 corresponds to a stepafter formation of an interconnect-level dielectric layer 90, firstinterconnect-level metal lines 98, and a second interconnect-level metalline 99 abutting the at least one conductive via 89.

FIG. 19 is a flow diagram of a design process used in semiconductordesign and manufacture of the semiconductor structures according to thepresent invention.

DETAILED DESCRIPTION

As stated above, the present invention relates to a semiconductorstructure including a radio frequency switch on asemiconductor-on-insulator (SOI) substrate, and methods of manufacturingthe same, which are described herein with accompanying figures. As usedherein, when introducing elements of the present invention or thepreferred embodiments thereof, the articles “a”, “an”, “the” and “said”are intended to mean that there are one or more of the elements.Throughout the drawings, the same reference numerals or letters are usedto designate like or equivalent elements. Detailed descriptions of knownfunctions and constructions unnecessarily obscuring the subject matterof the present invention have been omitted for clarity. The drawings arenot necessarily drawn to scale.

As used herein, radio frequency (RF) denotes a frequency ofelectromagnetic wave within the range of 3 Hz to 300 GHz. Radiofrequency corresponds to the frequency of electromagnetic wave that isused to produce and detect radio waves. Radio frequency includes veryhigh frequency (VHF), ultra high frequency (UHF), super high frequency(SHF), and extremely high frequency (EHF).

As used herein, very high frequency (VHF) refers to a frequency in therange from 30 MHz to 300 MHz. VHF is used, among others, for frequencymodulation (FM) broadcasting. Ultra high frequency (UHF) refers to afrequency in the range from 300 MHz to 3 GHz. UHF is used, among others,for mobile telephones, wireless networks, and microwave ovens. Superhigh frequency (SHF) refers to a frequency in the range from 3 GHz to 30GHz. SHF is used, among others, for wireless networking, radar, andsatellite links. Extremely high frequency (EHF) refers to a frequency inthe range from 30 GHz to 300 GHz. EHF produces millimeter waves having awavelength from 1 mm to 10 mm, and is used, among others, for data linksand remote sensing.

Referring to FIG. 2, a first exemplary semiconductor structure accordingto a first embodiment of the present invention comprises a semiconductorsubstrate 8, at least two field effect transistors formed thereupon, anda middle-of-line (MOL) dielectric layer 80. The semiconductor substrate8 is a semiconductor-on-insulator (SOI) substrate that includes a bottomsemiconductor layer 10, a buried insulator layer 20, and a topsemiconductor layer 30. The top semiconductor layer 30 includes at leastone top semiconductor portion 32 and a shallow trench isolationstructure 33.

Each of the bottom semiconductor layer 10 and the at least one topsemiconductor portion 32 comprises a semiconductor material such assilicon, a silicon germanium alloy region, silicon, germanium, asilicon-germanium alloy region, a silicon carbon alloy region, asilicon-germanium-carbon alloy region, gallium arsenide, indiumarsenide, indium gallium arsenide, indium phosphide, lead sulfide, otherIII-V compound semiconductor materials, and II-VI compound semiconductormaterials. The semiconductor material of the bottom semiconductor layer10 and the at least one top semiconductor portion 32 may be the same, ordifferent. Typically, each of the bottom semiconductor layer 10 and theat least one top semiconductor portion 32 comprises a single crystallinesemiconductor material. For example, the single crystallinesemiconductor material may be silicon.

The bottom semiconductor layer 10 has a resistivity greater than 5Ohms-cm, which includes, for example, p-doped single crystalline siliconhaving p-type dopants at an atomic concentration less than about2.0×10¹⁵/cm³ or n-doped single crystalline silicon having n-type dopantsat an atomic concentration less than about 1.0×10¹⁵/cm³. Preferably, thebottom semiconductor layer 10 has a resistivity greater than 50 Ohms-cm,which includes, for example, p-doped single crystalline silicon havingp-type dopants at an atomic concentration less than about 2.0×10¹⁴/cm³or n-doped single crystalline silicon having n-type dopants at an atomicconcentration less than about 1.0×10¹⁴/cm³. More preferably, the bottomsemiconductor layer 10 has a resistivity greater than 1 kOhms-cm, whichincludes, for example, p-doped single crystalline silicon having p-typedopants at an atomic concentration less than about 1.0×10¹³/cm³ orn-doped single crystalline silicon having n-type dopants at an atomicconcentration less than about 5.0×10¹²/cm³. The high resistivity of thebottom semiconductor layer 10 reduces eddy current, thereby reducingparasitic coupling of radio frequency signal generated or propagated inthe top semiconductor layer 30 with the bottom semiconductor layer 10.While silicon is used herein to illustrate the required dopant level foreach threshold resistivity value for the bottom semiconductor layer 10,target dopant concentrations for other semiconductor materials may bereadily obtained since each type of semiconductor material has a wellestablished relationship between the dopant concentration and theresistivity of the semiconductor material.

The thickness of the bottom semiconductor layer 10 is typically fromabout 400 microns to about 1,000 microns, and typically from about 500microns to about 900 microns at this step. If the bottom semiconductorlayer 10 is subsequently thinned, the thickness of the bottomsemiconductor layer 10 may be from about 50 microns to about 800microns.

The buried insulator layer 20 comprises a dielectric material such assilicon oxide, silicon nitride, silicon oxynitride, or a combinationthereof. The thickness of the buried insulator layer 20 may be fromabout 50 nm to about 500 nm, and typically from about 100 nm to about300 nm, although lesser and greater thicknesses are also contemplatedherein.

The shallow trench isolation structure 33 comprises a dielectricmaterial such as silicon oxide, silicon nitride, silicon oxynitride, ora combination thereof. The shallow trench isolation structure 33 may beof unitary construction, i.e., in one piece. The shallow trenchisolation structure 33 may laterally abut and surround each of the atleast one top semiconductor portion 32.

The thickness of the top semiconductor layer 30 may be from about 20 nmto about 200 nm, and typically from about 40 nm to about 100 nm,although lesser and greater thicknesses are also contemplated herein.

The at least one top semiconductor portion 32 may be implanted withdopants of p-type or n-type. Typically, the dopant concentration of theat least one top semiconductor portion 32 is from about 1.0×10¹⁵/cm³ toabout 1.0×10¹⁸/cm³, which corresponds to a dopant concentration for abody region of a field effect transistor.

At least two field effect transistors are formed on the at least one topsemiconductor portion 32 by methods known in the art. Specifically, agate dielectric 40, a gate electrode 42, and a gate spacer 44 are formedfor each field effect transistor. A source region (not shown) and adrain region (not shown) are also formed in the at least one topsemiconductor portion 32 for each field effect transistor by implantingdopants employing the gate electrode 42 and the gate spacer 44 of thefield effect transistor as a self-aligning implantation mask.

A middle-of-line (MOL) dielectric layer 80 is formed on the at least twofield effect transistors, the at least one top semiconductor portion 32,and the shallow trench isolation structure 33. The MOL dielectric layer80 may comprise silicon oxide, silicon nitride, silicon oxynitride, anorganosilicate glass (OSG), low-k chemical vapor deposition (CVD) oxide,a self-planarizing material such as a spin-on glass (SOG), and/or aspin-on low-k dielectric material such as SiLK™. Exemplary siliconoxides include undoped silicate glass (USG), borosilicate glass (BSG),phosphosilicate glass (PSG), fluorosilicate glass (FSG),borophosphosilicate glass (BPSG), or a combination thereof. The totalthickness of the MOL dielectric layer 80, as measured from a top surfaceof the shallow trench isolation structure 33, may be from about 100 nmto about 10,000 nm, and typically from about 200 nm to about 5,000 nm.The top surface of the MOL dielectric layer 80 may be planarized, forexample, by chemical mechanical planarization.

Referring to FIG. 3, a photoresist 67 is applied to a top surface of theMOL dielectric layer 80 and lithographically patterned to form openings.The openings include first openings O1 that overlie the at least one topsemiconductor portion 32 and at least one second opening O2 that overliethe shallow trench isolation structure 33. Each of the first openings O1is located inside the area of the at least one top semiconductor portion32 and outside the area of the shallow trench isolation structure 33 ina see-through top-down view. Each of the at least one second opening O2is located outside the area of the at least one top semiconductorportion 32 and inside the area of the shallow trench isolation structure33 in the see-through top-down view.

The pattern of the first openings O1 and the at least one second openingO2 in the photoresist 67 is transferred into the MOL dielectric layer 80by an anisotropic etch, which may be a reactive ion etch. Thephotoresist 67 is employed as an etch mask for the anisotropic etch.First via cavities 58 are formed underneath the first openings O1 in thephotoresist 67, and at least one second via cavity 59 is formedunderneath the at least one second opening O2 in the photoresist 67.

Preferably, the anisotropic etch is selective to the semiconductormaterial of the at least one top semiconductor portions 32. Theanisotropic etch proceeds until a top surface of the at least one topsemiconductor portion 32 is exposed at a bottom of the first viacavities 58. At this point, the top surface of the shallow trenchisolation structure 33 is exposed at a bottom of the at least one secondvia cavity 59. The anisotropic etch proceeds further to remove thedielectric material of the shallow trench isolation structure 33 and thedielectric material of the buried insulator layer 20. If the anisotropicetch is selective to the semiconductor material of the at least onesemiconductor portion 32, the depth of the first via cavities does notchange while the at least one second via cavity 59 extends furtherdownward to the top surface of the bottom semiconductor layer 10.Preferably, the anisotropic etch is selective to the semiconductormaterial of the bottom semiconductor layer 10. For example, if the atleast one top semiconductor portions 32 and the bottom semiconductorlayer 10 comprise silicon, an anisotropic etch that removes dielectricmaterial, such as silicon oxide, selective to silicon may be employed toprovide a selective etch that stops on the top surface(s) of the atleast one top semiconductor portion 32 and the top surface of the bottomsemiconductor layer 10.

A top surface of the at least one top semiconductor portion 32 isexposed at the bottom of each of the first via cavities 58. A topsurface of the bottom semiconductor layer 10 is exposed at the bottom ofeach of at least one second via cavity 59. The first via cavities 58 areformed within the MOL dielectric layer 80, and extend from the topsurface of the MOL dielectric layer 80 to a top surface of the topsemiconductor layer 30, which coincides with the bottom surface of theMOL dielectric layer 80. Each of the at least one second via cavity 59is formed within the MOL dielectric layer 80, the shallow trenchisolation structure 33, and the buried insulator layer 20. Each of theat least one second via cavity 59 extends from a top surface of the MOLdielectric layer 80, through the MOL dielectric layer 80, the shallowtrench isolation structure 33, and the buried insulator layer 20, and toa top surface of the bottom semiconductor layer 10. The photoresist 67is subsequently removed.

The sidewalls of each of the at least one second via cavity 59 may besubstantially vertically coincident from the top surface of the MOLdielectric layer 80 to the top surface of the bottom semiconductor layer10. In other words, the portions of the sidewalls of each of the atleast one second via cavity 59 in the MOL dielectric layer 80, theshallow trench isolation structure 33, and the buried insulator layer 20may overlap one another in a top-down view. In case a taper is presentin the sidewalls of the at least one second via cavity 59, the angle oftaper may be from about 0 degree to about 5 degrees, and typically from0 degree to about 2 degrees, although greater taper angles are alsocontemplated herein.

The depth of each of the at least one second via cavity 59 is equal tothe sum of the thickness of the buried insulator layer 20, the thicknessof the top semiconductor layer 30, and the thickness of the MOLdielectric layer 80. The depth of each of the first via cavities 58 isequal to the thickness of the MOL dielectric layer 80.

In a first configuration of the first exemplary semiconductor structure,the at least one second via cavity 59 is an array of via cavities. Eachvia cavity in the array of via cavities is a discrete via cavity thatdoes not abut another via cavity.

In a second configuration of the first exemplary semiconductorstructure, the at least one second via cavity 59 is a single via cavityhaving a plurality of via cavity portions that are interconnected amongone another. In other words, the at least one second via cavity 59includes a plurality of via cavity portions that are laterally connectedbetween the top surface of the MOL dielectric layer 80 and a top surfaceof the bottom semiconductor layer 10.

While the present invention is described for simultaneous formation ofthe first via cavities 58 and the at least one second via cavity 59,embodiments in which the first via cavities 58 and the at least onesecond via cavity 59 are formed with two separate lithographic steps andtwo separate anisotropic etches are also contemplated herein. In thiscase, formation of the at least one second via cavity 59 may precede, orfollow, formation of the first via cavities 58.

Referring to FIGS. 4, 5, and 6, first conductive vias 88 and at leastone second conductive via 89 are formed in the MOL dielectric layer 80.FIG. 4 is a common vertical cross-sectional view of a firstconfiguration of the first exemplary semiconductor structure shown inFIG. 5 and a second configuration of the first exemplary semiconductorstructure shown in FIG. 6. FIG. 5 is a modified top-down view of thefirst configuration of the first exemplary semiconductor structure inwhich the MOL dielectric layer 80 is omitted for clarity. FIG. 6 is amodified top-down view of the second configuration of the firstexemplary semiconductor structure in which the MOL dielectric layer 80is omitted for clarity. The plane Z-Z′ in FIGS. 5 and 6 corresponds tothe plane of the vertical cross-section for the common verticalcross-sectional view of the first exemplary semiconductor structureshown in FIG. 4.

Specifically, a conductive material is deposited into the first viacavities 58 and the at least one second via cavity 59. The conductivematerial may be a doped semiconductor material or a metallic material.For example, the conductive material may be doped polysilicon, a dopedsilicon-containing semiconductor material, a doped compoundsemiconductor material, an elemental metal, an alloy of at least twoelemental metals, a conductive metal nitride, etc. The excess conductivematerial above the top surface of the MOL dielectric layer 80 isremoved, for example, by chemical mechanical planarization (CMP), recessetch, or a combination thereof. The remaining portions of the conductivematerial in the first via cavities 58 constitute first conductive vias88, and the remaining portion(s) of the conductive material in the atleast one second via cavity 59 constitute(s) at least one secondconductive via 89. The first conductive vias 88 may be formed directlyon the source regions (not shown separately), the drain regions (notshown separately) and the gate electrodes 42 of the at least two fieldeffect transistors. The source regions and the drain regions are locatedin the at least one top semiconductor portion 32. Each of the at leastone second conductive via 89 extends from a top surface of the MOLdielectric layer 80 to the top surface of the bottom semiconductor layer10.

Each of the at least one second conductive via 89 extends from a topsurface of the MOL dielectric layer 80 through the MOL dielectric layer80, the shallow trench isolation structure 33, the buried insulatorlayer 20, and to a top surface of a bottom semiconductor layer 10 of theSOI substrate 8, and is interposed between at least two field effecttransistors and separates the at least two field effect transistors. Inthis case, each of the at least one second conductive via 89 is ofunitary construction.

In the first configuration of the first exemplary semiconductorstructure shown in FIGS. 4 and 5, the at least one second conductive via89 is an array of conductive vias. Each conductive via in the array ofthe conductive vias is disjoined from other conductive vias, i.e., doesnot abut another conductive via.

In the second configuration of the first exemplary semiconductorstructure shown in FIGS. 4 and 6, the at least one second conductive via89 is a single conductive via having a plurality of conductive viaportions that are interconnected among one another. In other words, theat least one second conductive via 89 includes a plurality of conductivevia portions that are laterally connected between the top surface of theMOL dielectric layer 80 and the top surface of the bottom semiconductorlayer 10.

In the second configuration, the at least one second conductive via 89is a single contact via of unitary construction, i.e., in one contiguouspiece, and laterally surrounds the entirety of the at least two fieldeffect transistors. In case the at least two field effect transistorsinclude more than two field effect transistors, all of the plurality offield effect transistors may be laterally enclosed by the single contactvia.

Referring to FIGS. 7, 8, and 9, an interconnect-level dielectric layer90, first interconnect-level metal lines 98, and a secondinterconnect-level metal line 99 are formed. FIG. 7 is a common verticalcross-sectional view of the first configuration of the first exemplarysemiconductor structure shown in FIG. 8 and the second configuration ofthe first exemplary semiconductor structure shown in FIG. 9. FIG. 7 is atop-down view of the first configuration of the first exemplarysemiconductor structure. FIG. 8 is a top-down view of the secondconfiguration of the first exemplary semiconductor structure. The planeZ-Z′ in FIGS. 8 and 9 corresponds to the plane of the verticalcross-section for the common vertical cross-sectional view of the firstexemplary semiconductor structure shown in FIG. 7.

The dielectric material for the interconnect-level dielectric layer 90may comprise any of the dielectric materials that may be employed forthe MOL dielectric layer 80 as described above. The thickness of theinterconnect-level dielectric layer 90 may be from about 75 nm to about1,000 nm, and typically from about 150 nm to about 500 nm, althoughlesser and greater thicknesses are also contemplated herein.

The first interconnect-level metal lines 98 and the secondinterconnect-level metal line 99 are embedded in the interconnect-leveldielectric layer 90, and may be formed by deposition of a metallicmaterial and a subsequent planarization. The metallic material of thefirst interconnect-level metal lines 98 and the secondinterconnect-level metal line 99 may be deposited by physical vapordeposition (PVD), electroplating, electroless plating, chemical vapordeposition, or a combination thereof.

Each of the first conductive vias 88 vertically abuts one of the firstinterconnect-level metal lines 98. Each of the at least one secondconductive via 89 vertically abuts the second interconnect-level metalline 99. A constant bias voltage may be applied to bottom semiconductorlayer 10 through the at least one second conductive via 89 and thesecond interconnect-level metal line 99. The magnitude and/or polarityof the constant bias voltage may be determined by a radio frequencysignal applied to at least one of the at least two field effecttransistors. The RF signal may be applied to only one or more dependingon whether each transistor is turned on or off. For example, theconstant voltage may be a voltage that is equal to or less than a firstvoltage at a maximum positive swing of the RF signal and is equal to orgreater than a second voltage at a maximum negative swing of the RFsignal. The second interconnect-level metal line 99 may be electricallyconnected to a constant voltage source or electrical ground by anadditional metal interconnect structure (not shown).

In the first configuration of the first exemplary semiconductorstructure shown in FIGS. 7 and 8, the at least one second conductive via89 is an array of conductive vias. Each conductive via in the array ofthe conductive vias vertically abuts the second interconnect-level metalline 99. Sources and drains of the plurality of field effect transistorsmay be wired by the first interconnect-level metal lines 98 within theinterconnect-level dielectric layer 90, i.e., in a single wiring level.

In the second configuration of the first exemplary semiconductorstructure shown in FIGS. 7 and 9, the at least one second conductive via89 is a single conductive via having a plurality of conductive viaportions that are interconnected among one another. The single contactvia is of unitary construction and laterally surrounds the entirety ofthe at least two field effect transistors. The single conductive viavertically abuts the second interconnect-level metal line 99.

The first and second configurations of the first exemplary semiconductorstructure includes the at least two field effect transistors, which mayconstitute a radio frequency switch for a signal having a frequency fromabout 3 Hz to about 300 GHz. Particularly, the at least two field effecttransistors may constitute a radio frequency switch that is capable ofoperating at VHF, UHF, SHF, and EHF.

At such high frequencies, capacitive coupling between the at least twofield effect transistors and the bottom semiconductor layer 10 maybecome significant since the capacitive coupling increases linearly withfrequency. The radio frequency signal in the at least two field effecttransistors causes formation of an induced charge layer 11 in an upperportion of the bottom semiconductor layer 10. The induced charge layer11 is formed directly underneath the buried insulator layer 11, andincludes positive charges or negative charges.

Specifically, the electrical charges in the induced charge layer 11changes polarity at the signal frequency of the radio signal in the atleast two field effect transistors. When the voltage in the at least twofield effect transistors is positive relative to the bottomsemiconductor layer 10, electrons accumulate in the induced charge layer11. When the voltage in the at least two field effect transistors isnegative relative to the bottom semiconductor layer 10, holes accumulatein the induced charge layer 11. Depending on the type of majority chargecarriers in the bottom semiconductor layer 10, which is determined bythe conductivity of the bottom semiconductor layer 10, the inducedcharge layer 11 may be in a depletion mode having a net charge that isthe opposite type of the conductivity of the bottom semiconductor layer10, or may be in an inversion mode having a net charge that is the sametype as the conductivity type of the bottom semiconductor layer 10.

Further, the thickness of the induced charge layer 11 changes in time atthe signal frequency in the at least two field effect transistors. Inother words, the frequency of the thickness change in the induced chargelayer 11 is the radio frequency of the signal in the at least two fieldeffect transistors.

The at least one second conductive via 89 provides a low resistiveelectrical discharge path for the induced charges in the induced chargelayer 11. Since the at least one second conductive via 89 is formedthrough the shallow trench isolation structure 33 that laterally abutsand surrounds the at least one top semiconductor portion 32, the atleast one second conductive via 89 is placed in close proximity to theat least two field effect transistors. Further, the at least one secondconductive via 89 lands directly on the induced charge layer 11, i.e.,makes physical and electrical contact with the induced charge layer 11as the at least one conductive via 89 vertically abuts the inducedcharge layer 11.

Compared with any other lateral electrical path through the bottomsemiconductor layer 10 that the prior art structures disclose, the firstexemplary semiconductor structure of the present invention provides avertical electrical path to a constant voltage source or electricalground through the at least one second conductive via 89 that directlycontacts the source of the parasitic charge, i.e., the induced chargelayer 11. The at least one second conductive via 89 provides a lowresistance electrical discharge path for fast discharge of chargecarriers in the induced charge layer 11 so that thickness of the inducedcharge layer 11 and the amount of accumulated charge in the inducedcharge layer 11 are minimized. By reducing the amount of electricalcharges in the induced charge layer 11, the present invention reducessecondary capacitive coupling between two disconnected portions of aradio frequency switch when the switch is turned off. Thus, the radiofrequency switch provides more effective signal isolation in the offstate.

The second configuration of the first exemplary semiconductor structurefurther provides an additional advantage of providing an electricalshield that laterally surrounds each of the at least two field effecttransistors individually. The at least one second conductive via 89laterally surrounds each of the at least two field effect transistorsand functions as a signal shield maintained at a constant voltage or anelectrically grounding wall that significantly reduces parasiticcoupling between adjoining devices among the at least two field effecttransistors, thereby enhancing the efficiency of the at least two fieldeffect transistors as a radio frequency switch in an off state.

Referring to FIG. 10, a second exemplary semiconductor structureaccording to a second embodiment of the present invention comprises asemiconductor substrate 8, which includes a bottom semiconductor layer10, a buried insulator layer 20, and a top semiconductor layer 30. Thetop semiconductor layer 30 includes at least one top semiconductorportion 32 and a shallow trench isolation structure 33.

The composition and the thickness of the bottom semiconductor layer 10,the buried insulator layer 20, and the top semiconductor layer 30 may bethe same as in the first embodiment. The resistivity of the bottomsemiconductor layer 10 may also be the same as in the first embodiment.

A photoresist 35 is applied to a top surface of the top layer 30 andlithographically patterned to form openings. The openings in thephotoresist 35 overlie the shallow trench isolation structure 33. Eachof the openings is located outside the area of the at least one topsemiconductor portion 32 and inside the area of the shallow trenchisolation structure 33 in a top-down view.

The pattern of the openings in the photoresist 35 is transferred intothe shallow trench isolation structure 33 and the buried insulator layer20 by an anisotropic etch, which may be a reactive ion etch. Thephotoresist 35 is employed as an etch mask for the anisotropic etch. Atleast one lower via cavity 27 is formed underneath the openings in thephotoresist 35.

Preferably, the anisotropic etch is selective to the semiconductormaterial of the semiconductor material of the bottom semiconductor layer10. For example, if the bottom semiconductor layer 10 comprises silicon,an anisotropic etch that removes dielectric material, such as siliconoxide, selective to silicon may be employed to provide an anisotropicetch that stops on the top surfaces of the top surface of the bottomsemiconductor layer 10.

The top surface of the bottom semiconductor layer 10 is exposed at thebottom of each of the at least one lower via cavity 27. Each of the atleast one lower via cavity 27 is formed within the shallow trenchisolation structure 33 and the buried insulator layer 20. Each of the atleast one lower via cavity 27 extends from a top surface of the shallowtrench isolation structure 33, through the shallow trench isolationstructure 33 and the buried insulator layer 20, and to a top surface ofthe bottom semiconductor layer 10. The photoresist 35 is subsequentlyremoved.

The sidewalls of each of the at least one lower via cavity 27 may besubstantially vertically coincident from the top surface of the shallowtrench isolation structure 33 to the top surface of the bottomsemiconductor layer 10. In other words, the portions of the sidewalls ofeach of the at least one lower via cavity 27 in the shallow trenchisolation structure 33 and the buried insulator layer 20 may overlapeach other in a top-down view. In case a taper is present in thesidewalls of the at least one lower via cavity 27, the angle of tapermay be from about 0 degree to about 5 degrees, and typically from 0degree to about 2 degrees, although greater taper angles are alsocontemplated herein. The depth of each of the at least one lower viacavity 27 is equal to the sum of the thickness of the buried insulatorlayer 20 and the thickness of the top semiconductor layer 30.

In a first configuration of the second exemplary semiconductorstructure, the at least one lower via cavity 27 is an array of viacavities. Each via cavity in the array of via cavities is a discrete viacavity that does not abut another via cavity.

In a second configuration of the second exemplary semiconductorstructure, the at least one lower via cavity 27 is a single via cavityhaving a plurality of via cavity portions that are interconnected amongone another. In other words, the at least one lower via cavity 27includes a plurality of via cavity portions that are laterally connectedbetween the top surface of the shallow trench isolation structure 33 anda top surface of the bottom semiconductor layer 10.

Referring to FIGS. 11, 12, and 13, at least one lower conductive via 37is formed within the at least one lower via cavity 27 in the shallowtrench isolation structure 33 and the buried insulator layer 20. FIG. 11is a common vertical cross-sectional view of a first configuration ofthe second exemplary semiconductor structure shown in FIG. 12 and asecond configuration of the second exemplary semiconductor structureshown in FIG. 13. FIG. 12 is a top-down view of the first configurationof the second exemplary semiconductor structure. FIG. 13 is a top-downview of the second configuration of the second exemplary semiconductorstructure. The plane Z-Z′ in FIGS. 12 and 13 corresponds to the plane ofthe vertical cross-section for the common vertical cross-sectional viewof the second exemplary semiconductor structure shown in FIG. 11.

Specifically, a conductive material is deposited into the at least onelower via cavity 27. The conductive material may be a dopedsemiconductor material or a metallic material. For example, theconductive material may be doped polysilicon, a doped silicon-containingsemiconductor material, a doped compound semiconductor material, anelemental metal, an alloy of at least two elemental metals, a conductivemetal nitride, etc. The excess conductive material above the top surfaceof the top semiconductor layer 30 is removed, for example, by chemicalmechanical planarization (CMP), recess etch, or a combination thereof.The remaining portions of the conductive material in the at least onelower via cavity 27 constitute the at least one lower conductive via 37.Each of the at least one lower conductive via 37 extends from a topsurface of the shallow trench isolation structure 33 to the top surfaceof the bottom semiconductor layer 10.

In the first configuration of the second exemplary semiconductorstructure shown in FIGS. 11 and 12, the at least one lower conductivevia 37 is an array of conductive vias. Each conductive via in the arrayof the conductive vias is disjoined from other conductive vias, i.e.,does not abut another conductive via.

In a second configuration of the second exemplary semiconductorstructure shown in FIGS. 11 and 13, the at least one lower conductivevia 37 is a single conductive via having a plurality of conductive viaportions that are interconnected among one another. In other words, theat least one lower conductive via 37 includes a plurality of conductivevia portions that are laterally connected between the top surface of theshallow trench isolation structure 33 and the top surface of the bottomsemiconductor layer 10.

In the second configuration, the at least one lower conductive via 37 isa single contact via of unitary construction, i.e., in one contiguouspiece, and laterally surrounds the entirety of the at least one topsemiconductor portion 32 in which at least two field effect transistorsare subsequently formed.

Referring to FIG. 14, at least two field effect transistors are formedon the at least one top semiconductor portion 32 by methods known in theart. Specifically, a gate dielectric 40, a gate electrode 42, and a gatespacer 44 are formed for each field effect transistor. A source region(not shown) and a drain region (not shown) are also formed in the atleast one top semiconductor portion 32 for each field effect transistorby implanting dopants employing the gate electrode 42 and the gatespacer 44 of the field effect transistor as a self-aligning implantationmask.

A middle-of-line (MOL) dielectric layer 80 is formed on the at least twofield effect transistors, the at least one top semiconductor portion 32,the shallow trench isolation structure 33, and the top surface(s) of theat least one lower conductive via 37. The MOL dielectric layer 80 maycomprise the same material and have the same thickness as in the firstembodiment.

A photoresist 67 is applied to a top surface of the MOL dielectric layer80 and lithographically patterned to form openings. The openings includefirst openings O1 that overlie the at least one top semiconductorportion 32 and at least one second opening O2 that overlies the at leastone lower conductive via 37, which is located within the area of theshallow trench isolation structure 33. Each of the first openings O1 islocated inside the area of the at least one top semiconductor portion 32and outside the area of the shallow trench isolation structure 33 in asee-through top-down view. Each of the at least one second opening O2overlies one of the at least one lower conductive via 37, and is locatedoutside the area of the at least one top semiconductor portion 32 andinside the area of the shallow trench isolation structure 33 in thesee-through top-down view.

The pattern of the first openings O1 and the at least one second openingO2 in the photoresist 67 is transferred into the MOL dielectric layer 80by an anisotropic etch as in the first embodiment. First via cavities 58are formed underneath the first openings O1 in the photoresist 67, andat least one upper via cavity 57 is formed underneath the at least onesecond opening O2 in the photoresist 67.

Preferably, the anisotropic etch is selective to the semiconductormaterial of the at least one top semiconductor portions 32. Theanisotropic etch proceeds until a top surface of the at least one topsemiconductor portion 32 is exposed at a bottom of the first viacavities 58. At this point, the top surface(s) of the at least one lowerconductive via 37 is/are exposed at a bottom of the at least one uppervia cavity 57. The anisotropic etch may be selective to the at least onelower conductive via 37. In this case, the depth of the first viacavities 58 and the depth of the at least one upper via cavity 57 may besubstantially the same as the thickness of the MOL dielectric layer 80.

A top surface of the at least one top semiconductor portion 32 isexposed at the bottom of each of the first via cavities 58. A topsurface of one of the at least one lower conductive via 37 is exposed atthe bottom of each of at least one upper via cavity 57. The first viacavities 58 and the at least one lower upper via cavity 57 are formedwithin the MOL dielectric layer 80, and extend from the top surface ofthe MOL dielectric layer 80 to a top surface of the top semiconductorlayer 30, which coincides with the bottom surface of the MOL dielectriclayer 80. The photoresist 67 is subsequently removed.

In a third configuration of the second exemplary semiconductorstructure, the at least one upper via cavity 57 is an array of viacavities. Each via cavity in the array of via cavities is a discrete viacavity that does not abut another via cavity. The third configurationmay be combined with the first configuration or the second configurationdescribed above since the variations in the features of the thirdconfiguration is limited to the at least one upper via cavity 57.

In a fourth configuration of the second exemplary semiconductorstructure, the at least one upper via cavity 57 is a single via cavityhaving a plurality of via cavity portions that are interconnected amongone another. In other words, the at least one upper via cavity 57includes a plurality of via cavity portions that are laterally connectedbetween the top surface of the MOL dielectric layer 80 and a top surfaceof the top semiconductor layer 30, which coincides with the bottomsurface of the MOL dielectric layer 80. The third configuration may becombined with the first configuration or the second configurationdescribed above since the variations in the features of the thirdconfiguration is limited to the at least one upper via cavity 57.

Referring to FIGS. 15, 16, and 17, first conductive vias 88 and at leastone upper conductive via 87 are formed in the MOL dielectric layer 80.FIG. 15 is a common vertical cross-sectional view of the thirdconfiguration of the second exemplary semiconductor structure shown inFIG. 16 and the fourth configuration of the second exemplarysemiconductor structure shown in FIG. 17. FIG. 16 is a modified top-downview of the third configuration of the second exemplary semiconductorstructure in which the MOL dielectric layer 80 is omitted for clarity.FIG. 17 is a modified top-down view of the fourth configuration of thesecond exemplary semiconductor structure in which the MOL dielectriclayer 80 is omitted for clarity. The plane Z-Z′ in FIGS. 16 and 17corresponds to the plane of the vertical cross-section for the commonvertical cross-sectional view of the second exemplary semiconductorstructure shown in FIG. 15.

Specifically, a conductive material is deposited into the first viacavities 58 and the at least one upper via cavity 57. The conductivematerial may be a doped semiconductor material or a metallic material.For example, the conductive material may be doped polysilicon, a dopedsilicon-containing semiconductor material, a doped compoundsemiconductor material, an elemental metal, an alloy of at least twoelemental metals, a conductive metal nitride, etc. The excess conductivematerial above the top surface of the MOL dielectric layer 80 isremoved, for example, by chemical mechanical planarization (CMP), recessetch, or a combination thereof. The remaining portions of the conductivematerial in the first via cavities 58 constitute first conductive vias88, and the remaining portion(s) of the conductive material in the atleast one upper via cavity 57 constitute(s) at least one upperconductive via 87. The first conductive vias 88 may be formed directlyon the source regions (not shown separately), the drain regions (notshown separately) and the gate electrodes 42 of the at least two fieldeffect transistors. The source regions and the drain regions are locatedin the at least one top semiconductor portion 32.

At least one upper conductive via 87 and the at least one lowerconductive via 37 collectively constitute at least one second conductivevia 89. Each of the at least one second conductive via 89 includes avertically adjoined stack of at least one of the least one upperconductive via 87 and at least one of the at least one second conductivevia 89. Each of the at least one second conductive via 89 extends from atop surface of the MOL dielectric layer 80 through the MOL dielectriclayer 80, the shallow trench isolation structure 33, the buriedinsulator layer 20, and to a top surface of a bottom semiconductor layer10 of the SOI substrate 8, and is interposed between at least two fieldeffect transistors and separates the at least two field effecttransistors.

In the third configuration of the second exemplary semiconductorstructure shown in FIGS. 15 and 16, the at least one upper conductivevia 87 is an array of conductive vias. Each conductive via in the arrayof the conductive vias is disjoined from other conductive vias, i.e.,does not abut another conductive via.

In the fourth configuration of the second exemplary semiconductorstructure shown in FIGS. 15 and 17, the at least one upper conductivevia 87 is a single conductive via having a plurality of conductive viaportions that are interconnected among one another. In other words, theat least one upper conductive via 87 includes a plurality of conductivevia portions that are laterally connected between the top surface of theMOL dielectric layer 80 and the top surface of the shallow trenchisolation structure 33.

In the fourth configuration, the at least one upper conductive via 87 isa single contact via of unitary construction, and laterally surroundsthe entirety of the at least two field effect transistors. In somecases, all of the plurality of field effect transistors may be laterallyenclosed by the single contact via.

Referring to FIG. 18, an interconnect-level dielectric layer 90, firstinterconnect-level metal lines 98, and a second interconnect-level metalline 99 are formed in the same manner as in the first embodiment. Atop-down view of the third configuration of the second exemplarysemiconductor at this point may be substantially the same as FIG. 8 ofthe first configuration of the first embodiment. A top-down view of thefourth configuration of the second exemplary semiconductor at this pointmay be substantially the same as FIG. 9 of the second configuration ofthe first embodiment.

The interconnect-level dielectric layer 90, first interconnect-levelmetal lines 98, and the second interconnect-level metal line 99 may beformed by the same method as, and may have the same composition andthickness as, in the first embodiment.

Each of the first conductive vias 88 vertically abuts one of the firstinterconnect-level metal lines 98. Each of the at least one secondconductive via 89 vertically abuts the second interconnect-level metalline 99. A constant bias voltage may be applied to bottom semiconductorlayer 10 through the at least one second conductive via 89 and thesecond interconnect-level metal line 99. The magnitude and/or polarityof the constant bias voltage may be determined by a radio frequencysignal applied to the at least one of the at least two field effecttransistors. For example, the constant voltage may be a voltage that isequal to or less than a first voltage at a maximum positive swing of theRF signal and is equal to or greater than a second voltage at a maximumnegative swing of the RF signal. The second interconnect-level metalline 99 may be electrically connected to a constant voltage source orelectrical ground by an additional metal interconnect structure (notshown).

In the third configuration of the second exemplary semiconductorstructure, the at least one upper conductive via 87 is an array ofconductive vias. Each conductive via in the array of the conductive viasvertically abuts the second interconnect-level metal line 99. In somecases, sources and drains of the plurality of field effect transistorsmay be wired by the first interconnect-level metal lines 98 within theinterconnect-level dielectric layer 90, i.e., in a single wiring level.

In the fourth configuration of the second exemplary semiconductorstructure, the at least one upper conductive via 87 is a singleconductive via having a plurality of conductive via portions that areinterconnected among one another. The single contact via is of unitaryconstruction and laterally surrounds the entirety of the at least twofield effect transistors. The single conductive via vertically abuts thesecond interconnect-level metal line 99.

The at least one lower conductive via 37 and the at least one upperconductive via 87 collectively constitute at least one second conductivevia 89, which extends from the top surface of the MOL dielectric layer80 to the bottom surface of the buried insulator layer 20. Thus, atleast one second conductive via 89 comprises a vertically abutting stackof the at least one lower conductive via 37 and the at least one upperconductive via 87. The bottom surface of each of the at least one upperconductive via 87 vertically abut a top surface of one of the at leastone lower conductive via 37 at a level that is substantially coplanarwith the top surface of the top semiconductor layer 30. A physicallymanifested interface is present at each bottom surface of the at leastone lower conductive via 37 that vertically abut one of the at least onelower conductive via 37. The at least one lower conductive via 37 andthe at least one upper conductive via 87 may comprise the sameconductive material or different conductive materials.

When no radio frequency signal is present in the at least two fieldeffect transistors, the at least one second conductive via 89 directlycontacts the bottom semiconductor layer 10. When a radio frequencysignal in at least one of the at least two field effect transistors inthe top semiconductor layer 30 induces an induced charge layer 11 in theupper portion of the bottom semiconductor layer 10, the at least onesecond conductive via 89 directly contacts a top surface of the inducedcharge layer 11.

For configurations for the at least one second conductive via 89 areprovided by the present invention, which include: a first combination ofthe first configuration for the at least one lower conductive via 37 andthe third configuration for the at least one upper conductive via 87, asecond combination of the first configuration for the at least one lowerconductive via 37 and the fourth configuration for the at least oneupper conductive via 87, a third combination of the second configurationfor the at least one lower conductive via 37 and the third configurationfor the at least one upper conductive via 87, and a fourth combinationof the second configuration for the at least one lower conductive via 37and the fourth configuration for the at least one upper conductive via87.

In the first combination, the at least one lower conductive via 37comprises an array of lower conductive vias that are disjoined among oneanother, and the at least one upper conductive via 87 comprises an arrayof upper conductive vias that are disjoined among one another. The arrayof lower conductive vias abuts the array of upper conductive vias atmultiple separated interface areas that are substantially coplanar withthe top surface of the top semiconductor layer 30.

In the second combination, the at least one lower conductive via 37comprises an array of lower conductive vias that are disjoined among oneanother, and the at least one upper conductive via 87 comprises a singleupper conductive vias of unitary construction. The array of lowerconductive vias abuts the single upper conductive via at multipleseparated interface areas that are substantially coplanar with the topsurface of the top semiconductor layer 30.

In the third combination, the at least one lower conductive via 37comprises a single lower conductive vias of unitary construction, andthe at least one upper conductive via 87 comprises an array of upperconductive vias that are disjoined among one another. The single lowerconductive via abuts the array of upper conductive vias at multipleseparated interface areas that are substantially coplanar with the topsurface of the top semiconductor layer 30.

In the fourth combination, the at least one lower conductive via 37comprises a single lower conductive vias of unitary construction, andthe at least one upper conductive via 87 comprises a single upperconductive vias of unitary construction. The single lower conductivevias abuts the single upper conductive via at a single contiguousinterface area that is substantially coplanar with the top surface ofthe top semiconductor layer 30.

Each combination in the second exemplary semiconductor structureincludes the at least two field effect transistors, which may constitutea radio frequency switch for a signal having a frequency from about 3 Hzto about 300 GHz as in the first embodiment.

The radio frequency signal in the at least two field effect transistorscauses formation of an induced charge layer 11 in an upper portion ofthe bottom semiconductor layer 10 in the same manner as in the firstembodiment. The electrical charges in the induced charge layer 11changes polarity at the signal frequency of the radio signal in the atleast two field effect transistors. The thickness of the induced chargelayer 11 changes in time at the signal frequency in the at least twofield effect transistors.

The at least one second conductive via 89 provides a low resistiveelectrical discharge path for the induced charges in the induced chargelayer 11 in the same manner as in the first embodiment, therebyproviding a low resistance electrical discharge path for fast dischargeof charge carriers in the induced charge layer 11. By reducing theamount of electrical charges in the induced charge layer 11, the presentinvention reduces secondary capacitive coupling between two disconnectedportions of a radio frequency switch when the switch is turned off.Thus, the radio frequency switch provides more effective signalisolation in the off state.

Further, the second, third, and fourth combinations provide anadditional advantage of providing an electrical shield that laterallysurrounds each of the at least two field effect transistorsindividually. The single lower conductive via and/or the single upperconductive via laterally surrounds each of the at least two field effecttransistors and functions as a signal shield maintained at a constantvoltage or an electrically grounding wall that significantly reducesparasitic coupling between adjoining devices among the at least twofield effect transistors, thereby enhancing the efficiency of the atleast two field effect transistors as a radio frequency switch in an offstate.

FIG. 19 shows a block diagram of an exemplary design flow 900 used forexample, in semiconductor IC logic design, simulation, test, layout, andmanufacture. Design flow 900 includes processes and mechanisms forprocessing design structures or devices to generate logically orotherwise functionally equivalent representations of the designstructures and/or devices described above and shown in FIGS. 2-18. Thedesign structures processes and/or generated by design flow 900 may beencoded on machine-readable transmission or storage media to includedata and/or instructions that, when executed or otherwise processes on adata processing system, generate a logically, structurally,mechanically, or otherwise functionally equivalent representation ofhardware components, circuits, devices, or systems. Design flow 900 mayvary depending on the type of representation being designed. Forexample, a design flow for building an application specific integratedcircuit (ASIC) may differ from a design flow 900 for designing astandard component or from a design flow 900 for instantiating thedesign into a programmable array, for example, a programmable gate array(PGA) or a field programmable gate array (FPGA) offered by Altera® Inc.or Xilinx® Inc.

FIG. 19 illustrates multiple such design structures including an inputdesign structure 920 that is preferably processed by design process 910.Design structure 920 may be a logical simulation design structuregenerated and processed by design process 910 to produce a logicallyequivalent functional representation of a hardware device. Designstructure 920 may also, or alternately, comprise data and/or programinstructions that, when processed by design process 910, generate afunctional representation of the physical structure of a hardwaredevice. Whether representing functional and/or structural designfeatures, design structure 920 may be generated using electroniccomputer-aided design (ECAD) such as implemented by a coredeveloper/designer. When encoded on a machine-readable datatransmission, gate array, or storage medium, design structure 920 may beaccessed and processed by one or more hardware and/or software moduleswithin design process 910 to simulate or otherwise functionallyrepresent an electronic component, circuit, electronic or logic module,apparatus, device, or system such as those shown in FIGS. 2-18. As such,design structure 920 may comprise files or other data structuresincluding human and/or machine-readable source code, compiledstructures, and computer-executable code structures that when processedby a design or simulation data processing system, functionally simulateor otherwise represent circuits or other levels of hardware logicdesign. Such data structures may include hardware-description language(HDL) design entities or other data structures conforming to and/orcompatible with lower-level HDL design languages such as Verilog andVHDL, and/or higher level design languages such as C or C++.

Design process 910 preferably employs and incorporates hardware and/orsoftware modules for synthesizing, translating, or otherwise processinga design/simulation functional equivalent of the components, circuits,devices, or logic structures shown in FIGS. 2-18 to generate a netlist980 which may contain design structures such as design structure 920.Netlist 980 may comprise, for example, compiled or otherwise processeddata structures representing a list of wires, discrete components, logicgates, control circuits, I/O devices, models, etc. that describes theconnections to other elements and circuits in an integrated circuitdesign. Netlist 980 may be synthesized using an iterative process inwhich netlist 980 is resynthesized one or more times depending on designspecifications and parameters for the device. As with other designstructure types described herein, netlist 980 may be recorded on amachine-readable data storage medium or programmed into a programmablegate array. The medium may be a non-volatile storage medium such as amagnetic or optical disk drive, a programmable gate array, a compactflash, or other flash memory. Additionally, or in the alternative, themedium may be a system or cache memory, buffer space, or electrically oroptically conductive devices and materials on which data packets may betransmitted and intermediately stored via the Internet, or othernetworking suitable means.

Design process 910 may include hardware and software modules forprocessing a variety of input data structure types including netlist980. Such data structure types may reside, for example, within libraryelements 930 and include a set of commonly used elements, circuits, anddevices, including models, layouts, and symbolic representations, for agiven manufacturing technology (e.g., different technology nodes, 32 nm,45 nm, 90 nm, etc.). The data structure types may further include designspecifications 940, characterization data 950, verification data 960,design rules 970, and test data files 985 which may include input testpatterns, output test results, and other testing information. Designprocess 910 may further include, for example, standard mechanical designprocesses such as stress analysis, thermal analysis, mechanical eventsimulation, process simulation for operations such as casting, molding,and die press forming, etc. One of ordinary skill in the art ofmechanical design can appreciate the extent of possible mechanicaldesign tools and applications used in design process 910 withoutdeviating from the scope and spirit of the invention. Design process 910may also include modules for performing standard circuit designprocesses such as timing analysis, verification, design rule checking,place and route operations, etc.

Design process 910 employs and incorporates logic and physical designtools such as HDL compilers and simulation model build tools to processdesign structure 920 together with some or all of the depictedsupporting data structures along with any additional mechanical designor data (if applicable), to generate a second design structure 990.Design structure 990 resides on a storage medium or programmable gatearray in a data format used for the exchange of data of mechanicaldevices and structures (e.g. information stored in an IGES, DXF,Parasolid XT, JT, DRG, or any other suitable format for storing orrendering such mechanical design structures). Similar to designstructure 920, design structure 990 preferably comprises one or morefiles, data structures, or other computer-encoded data or instructionsthat reside on transmission or data storage media and that whenprocessed by an ECAD system generate a logically or otherwisefunctionally equivalent form of one or more of the embodiments of theinvention shown in FIGS. 2-18. In one embodiment, design structure 990may comprise a compiled, executable HDL simulation model thatfunctionally simulates the devices shown in FIGS. 2-18

Design structure 990 may also employ a data format used for the exchangeof layout data of integrated circuits and/or symbolic data format (e.g.information stored in a GDSII (GDS2), GL1, OASIS, map files, or anyother suitable format for storing such design data structures). Designstructure 990 may comprise information such as, for example, symbolicdata, map files, test data files, design content files, manufacturingdata, layout parameters, wires, levels of metal, vias, shapes, data forrouting through the manufacturing line, and any other data required by amanufacturer or other designer/developer to produce a device orstructure as described above and shown in FIGS. 2-18. Design structure990 may then proceed to a stage 995 where, for example, design structure990: proceeds to tape-out, is released to manufacturing, is released toa mask house, is sent to another design house, is sent back to thecustomer, etc.

While the invention has been described in terms of specific embodiments,it is evident in view of the foregoing description that numerousalternatives, modifications and variations will be apparent to thoseskilled in the art. Accordingly, the invention is intended to encompassall such alternatives, modifications and variations which fall withinthe scope and spirit of the invention and the following claims.

What is claimed is:
 1. A semiconductor structure comprising: at least two field effect transistors located on a top semiconductor layer of a semiconductor-on-insulator (SOI) substrate; a shallow trench isolation structure laterally abutting said at least two field effect transistors; and at least one conductive via extending from a top surface of a middle-of-line (MOL) dielectric layer through said MOL dielectric layer, said shallow trench isolation structure, a buried insulator layer, and to a top surface of a bottom semiconductor layer of said SOI substrate, wherein said at least one conductive via is interposed between said at least two field effect transistors and separates said at least two field effect transistors, and laterally surrounds said at least two field effect transistors and does not contact any semiconductor material in said top semiconductor layer.
 2. The semiconductor structure of claim 1, wherein said top semiconductor layer comprises single crystalline silicon.
 3. The semiconductor structure of claim 1, wherein said bottom semiconductor layer comprises single crystalline silicon having a resistivity greater than 5 Ohms-cm.
 4. The semiconductor structure of claim 1, wherein said buried insulator layer comprises silicon oxide.
 5. The semiconductor structure of claim 1, wherein each of said at least one conductive via is of unitary construction and extends from said top surface of said MOL dielectric layer to said top surface of said bottom semiconductor layer.
 6. The semiconductor structure of claim 5, wherein each of said at least one conductive via comprises a doped semiconductor material or a metallic material.
 7. The semiconductor structure of claim 1, wherein each of said at least one conductive via comprises a vertically abutting stack of a lower contact via and an upper contact via, wherein a top surface of said upper conductive via extends to said top surface of said MOL dielectric layer, and a bottom surface of said lower conductive via extends to said top surface of said bottom semiconductor layer.
 8. The semiconductor structure of claim 7, wherein a bottom surface of said upper conductive via and a top surface of said lower conductive via vertically abut each other and are substantially coplanar with a top surface of said top semiconductor layer.
 9. The semiconductor structure of claim 7, wherein said lower conductive via comprises a first metallic material and said upper conductive via comprises a second metallic material, and a physically manifested interface is present between said lower conductive via and said upper conductive via.
 10. The semiconductor structure of claim 1, wherein said at least one conductive via comprises an array of conductive vias that do not abut one another.
 11. The semiconductor structure of claim 10, further comprising an interconnect-level metal line vertically abutting said array of conductive vias.
 12. The semiconductor structure of claim 1, wherein said at least one conductive via comprises a contact via of unitary construction and laterally surrounding an entirety of said at least two field effect transistors.
 13. The semiconductor structure of claim 12, wherein said at least two field effect transistors include more than two field effect transistors.
 14. The semiconductor structure of claim 12, further comprising an interconnect-level metal line vertically abutting said contact via.
 15. The semiconductor structure of claim 12, wherein said conductive via of unitary construction extends from said top surface of said MOL dielectric layer to said top surface of said bottom semiconductor layer.
 16. The semiconductor structure of claim 12, wherein said conductive via of unitary construction is one of a lower contact via and an upper contact via, wherein said lower contact via vertically abuts said upper contact via, wherein a top surface of said upper conductive via extends to said top surface of said MOL dielectric layer, and a bottom surface of said lower conductive via extends to said top surface of said bottom semiconductor layer.
 17. The semiconductor structure of claim 1, further comprising an induced charge layer located in an upper portion of said bottom semiconductor layer and including positive charges or negative charges. 